


10/10

-1- BASIC DOC.-

G06F9/30C



Europäisches Patentamt

European Patent Office

Office européen des brevets

(11) Publication number:

0 136 174
A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 84306547.5

(51) Int. Cl.⁴: G 06 F 9/30

(22) Date of filing: 26.09.84

(30) Priority: 29.09.83 US 537041

(43) Date of publication of application:
03.04.85 Bulletin 85/14

(68) Date of deferred publication of search report: 01.07.87

(84) Designated Contracting States:
AT BE CH DE FR GB IT LI NL SE

(71) Applicant: TANDEM COMPUTERS INCORPORATED
19333 Valico Parkway
Cupertino California 95014(US)

(72) Inventor: Horst, Robert Whiting
1538 Primrose Way
Cupertino California 95014(US)

(74) Representative: Calderbank, Thomas Roger et al,
MEWBURN ELLIS & CO. 2/3 Cursitor Street
London EC4A 1BQ(GB)

(54) Enhanced alu test hardware.

(57) Hardware associated with an arithmetic logic unit (ALU) in a central processing unit of a data processor provides for testing the inputs to the ALU to see if logical AND is zero or the two inputs are equal while allowing the ALU to perform another function at the time these tests are made.




FIGURE 1

EUROPEAN PATENT APPLICATION

Application number: 84306547.5

Int. Cl.: G 06 F 11/26

Date of filing: 26.09.84

Priority: 29.09.83 US 537041

Applicant: TANDEM COMPUTERS INCORPORATED,
19333 Valico Parkway, Cupertino California 95014 (US)

Date of publication of application: 03.04.85
Bulletin 85/14


Inventor: Horst, Robert Whiting, 1538 Primrose Way,
Cupertino California 95014 (US)

Designated Contracting States: AT BE CH DE FR GB IT
LI NL SE

Representative: Calderbank, Thomas Roger et al,
MEWBURN ELLIS & CO. 2/3 Cursitor Street, London
EC4A 1BQ (GB)

Enhanced alu test hardware.

Hardware associated with an arithmetic logic unit (ALU) in a central processing unit of a data processor provides for testing the inputs to the ALU to see if logical AND is zero or the two inputs are equal while allowing the ALU to perform another function at the time these tests are made.



EP 0 136 174 A2

ENHANCED ALU TEST HARDWARE

The present invention relates to central processing units (CPUs) in data processing systems. More particularly, the invention relates to the arithmetic logic units (ALUs) contained within CPUs in data processing systems and conditions which may be tested for by software with respect to the data presented to ALUs.

Among the many CPU functions in data processing systems are one or more tests which are performed on the data manipulated therein. The common denominator among the several tests which are performed on CPU data, particularly data associated with the ALU within the CPU is that such tests are performed upon the ALU "result". An ALU typically has two inputs to which operands are presented and upon which the ALU performs one of several arithmetic or logical functions. The ALU "result" is the quantity which is presented at the output of the ALU as a result of the particular arithmetic or logical function which the ALU has been instructed by software to perform on the input operands.

The most typical test which is performed on the ALU result is the test $ALU = 0$. This test examines the output of the ALU to determine whether in fact the ALU output is equal to zero. This test has assumed more than one form. In one commonly employed embodiment, the test allows masking of a subset of the bits forming one input to the ALU to ascertain whether a given bit field portion appearing on the other ALU input is equal to zero. To perform this test, a chosen

portion of one input to the ALU is set with all logical "ones" while all other portions of the bit field of that input are "masked" or set to logical "zero".

In this manner, all of the bits of the other ALU input which correspond in bit position to the bits set to zero will, when logically ANDed to those bits, result in zero in that corresponding output bit position. Only those bits of the remaining unmasked bits (i.e., those bits not masked by a logical zero by the other ALU input) are effectively put to the test in the AND function, since they are logically combined with logical "ones". It is only if all of the "unmasked" bits are logical zero that the logical AND result out of the ALU will be equal to zero.

Another common use of this test is a loop counter routine wherein one input to the ALU is a value which is decremented in a subtract operation by the value placed on the other input to the ALU. After each decrement operation, the ALU result is tested to see if it is equal to zero. When the result is equal to zero, the loop counter routine is terminated.

These two aforementioned tests comprise the majority of tests which are performed on the ALU result in CPU operations involving the ALU.

While the performance of these tests have proved to be valuable to computer users for numerous reasons, there is an inherent characteristic of both tests which places a limitation on the utility of these tests. Both inputs to the ALU take a finite amount of time to propagate through the ALU in order to produce the result on which the test is performed. Furthermore, additional time is required for any borrow or carry operations which may affect the outcome of the tests.

There thus exists a need for a manner in which to perform

these tests which does not involve the propagation time necessary to resolve the ALU inputs to an output result as an alternative to either stretching the clock cycle to permit the propagation of valuables through th ALU or by delaying the test by one clock cycle until the ALU results are available.

It is therefore an object of the present invention to provide the CPU user with a set of tests which are the functional equivalent in most cases of the currently employed ALU result test but which do not require a time delay while the ALU performs its function and a further time delay while the test is performed on the ALU result.

A further object of the present invention is to provide testing for the equivalent of the results of an ALU operation which does not require the use of hardware on the output of an ALU.

Yet another object of the present invention is to provide testing for the equivalent of the results of an ALU operation which leaves the ALU free to perform a different operation on the same operands.

Hardware is provided on the inputs to an ALU which allows one of two tests to be performed on the input data to the ALU. A comparator connected to both inputs of the ALU performs a bit-for-bit comparison of the values placed on the inputs to the ALU to determine if the value on input A is equal to the value on input B.

A microcode mask is placed on one of the inputs to the ALU and the entire contents of that input are ANDed with the entire contents of the other input on a bit-for-bit basis. The bit-for-bit results are presented to an NOR gate whose output indicates whether

the one bus ANDed with the other bus gives a zero result.

Figure 1 is a block diagram of the hardware of a preferred embodiment of the present invention.

Figure 2 is a logic level schematic diagram of hardware for implementing the preferred embodiment of the $A = B$ test.

Figure 3 is a logic level schematic diagram of hardware for implementing a preferred embodiment of the $A \text{ AND } B = 0$ test.

Referring first to figure 1, a block diagram of the preferred embodiment of the present invention is shown. Arithmetic logic unit (ALU) 10 is shown having two inputs, A input 12 and B input 14. ALU 10 also has output lines 16 on which the results of the arithmetic or logical operation performed on A and B are presented. It will be understood by those of ordinary skill in the art, that both inputs A and B and output 16 may comprise N lines, where N is the word size operated on by the processor.

A input 12 and B input 14 to the ALU are also connected as inputs to compare circuit 18. Compare circuit 18 performs a bit-by-bit comparison of the corresponding bits on input line A 12 and input line B 14. Compare circuit 18 delivers a logical one output on output line 20 if all the bits of A input 12 equal all the bits of B input 14.

Mask and zero detect unit 22 is also connected to A input 12 and B input 14 of ALU 10. The function of mask and zero detect unit 22 is to determine whether the contents of A input 12 and B input 14,

- 5 -

when logically ANDed together, equal zero. Selective bit field masking may be performed on either all or part of the contents of either A input 12 or B input 14 by microcode as is known in the art. If the logical AND product of A input 12 and B input 14 is zero, a logic one will appear at the output 24 of mask and zero detect unit 22.

From Figure 1, it can easily be seen that the time needed to perform either of the tests is less than the time needed to perform the zero test through the ALU 10. If the zero test were performed on the output 16 of ALU 10, the test may either have to be performed on the following clock cycle, or the present clock cycle may have to be stretched to allow the result to settle in the output of the ALU. This is most significant where the $ALU = 0$ test is in the critical path of the CPU.

The two test conditions disclosed herein cover all major uses of the ALU result equal zero which they replace. For instance, in a loop counter routine, the running count is kept on one ALU input and a decrement value is placed on the other ALU input. The ALU subtraction is repeatedly performed after which the ALU result is tested for zero. With the present invention, the set up conditions are the same, that is, a running count is kept on one ALU and a decrementing value is kept on the other. However, with the present invention, the $A = B$ test is performed on the A input 12 and B input 14 of ALU 10, and is the functional equivalent test for the end of the loop. The fact that the test results are available much earlier in the CPU cycle provides a significant advantage.

Another ALU output test which is replaced by the tests disclosed herein involves masking a subset of bits on one ALU input to determine if a chosen partial bit field of that input is equal to zero. In the prior art, a mask was placed on one ALU input the data

to be tested was placed on the other input, and the ALU was instructed to perform a logical AND operation. The ALU result was then tested to see if it equalled zero. With the present invention the same bits are masked on one ALU input and the zero detecting unit 22 performs the functional equivalent of this test on the ALU input, thus making the result available for use earlier in the CPU cycle.

Referring now to Figure 2, a logic level block diagram of preferred hardware for the $A = B$ test is shown. Exclusive OR gate 50 has one of its inputs 52 connected to the least significant bit A0 of the A input 12 to ALU 10, and its other input 54 connected to the least significant bit of the B input 14 to ALU 10. Its output 56 is presented to NOR gate 58. Likewise, exclusive OR gate 60 has its one input 62 connected to the most significant bit of A input 12 of ALU 10 and its other input 64 connected to the most significant bit Bn of B input 14 to ALU 10. Its output 66 is likewise connected to an input of NOR gate 58. In like manner, the other corresponding bits of both A input 12 and B input 14 to ALU 10 are connected to exclusive OR gates (not shown) whose outputs are connected to other inputs to NOR gate 58. These inputs are shown generally at 68.

As can be seen from Figure 2, it is only when each corresponding bit A and B are equal, that the outputs of exclusive OR gates 50 and 60 and other exclusive or gates will be zero, thus, forcing the output of NOR gate 58 to assume a logic one state.

Referring now to Figure 3, a logic level block diagram of preferred hardware necessary to perform the $A \text{ AND } B = 0$ test is shown. AND gate 100 has one of its inputs 102 connected to least significant bit A0 of A input 12 to ALU 10. Its other input 104 is connected to least significant bit B0 of B input 14 to ALU 12. The output of AND gate 100 at 106 is presented to NOR gate 108. Likewise, AND gate 110

has one of its inputs 112 connected to most significant bit A_n of A input 12 to ALU 10 its other input 114 connected to most significant bit B_n of B input 14 to ALU 10. The output 116 of AND gate 110 is also connected to an input of NOR gate 108. Likewise, corresponding A and B bits are presented to the inputs of other AND gates (not shown) whose outputs are also connected to the inputs of NOR gate 108. These inputs are shown generally at 118.

As is apparent from Figure 3, output 120 of NOR gate 108 will only be at a logic one if all of its inputs are zero, i.e., if none of the AND gates 100 or 110, have both of their inputs at a logic one.

Although a particular preferred embodiment of the invention has been disclosed, those skilled in the art will readily recognize that other logic elements could be easily configured to perform the functions disclosed herein. Furthermore, those skilled in the art will appreciate that the various elements described herein can be made from any logic family, e.g., TTL, ECL, CMOS, and the particular choice will be dictated by design considerations such as speed, density, and drive capability. Similar considerations will govern choices of individual logic elements, gate arrays, programmable array logic technology or the like.

CLAIMS:

1. Apparatus for performing one or more tests on data in a central processing unit of a data processing system having an arithmetic logic unit with two inputs including:

means directly coupled to both inputs of said arithmetic logic unit for testing to see if the data presented on both of said inputs is equal.

2. Apparatus for performing one or more tests on data in a central processing unit of a data processing system having an arithmetic logic unit with two inputs including:

means directly coupled to both inputs of said arithmetic logic unit for testing to see if the logical AND product of the data presented on both of said inputs is zero.

3. Apparatus for performing one or more tests on data in a central processing unit of a data processing system having an arithmetic logic unit with two inputs including:

means directly coupled to both inputs of said arithmetic logic unit for testing to see if the data presented on both of said inputs is equal; and

means directly coupled to both inputs of said arithmetic logic unit for testing to see if the logical AND product of the data presented on both of said inputs is zero.




FIGURE 2




FIGURE 3




FIGURE 1



European Patent
Office

EUROPEAN SEARCH REPORT

0136174
Application number

EP 84 30 6547

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 4)
X	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 24, no. 8, January 1982, page 4410, New York, US; W.R. HEDEMAN et al.: "Early test for clear logical immediate and test under mask instructions" * Whole document *	1	G 06 F 9/30
A	Idem	2, 3	
A	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 13, no. 9, February 1971, page 2559, New York, US; R.C. MATLACK: "Conditional arithmetic and logical instructions" * Whole document *	2, 3	
			TECHNICAL FIELDS SEARCHED (Int. Cl. 4)
			G 06 F 9/30
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 31-03-1987	Examiner GUIVOL Y.
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons A : member of the same patent family, corresponding document	

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.